

PRIOR ART

FIG. 1




FIG. 2




FIG. 3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																				
Data	Semaphore Value																																																			
Bit	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32																				
Data	Wait Entry 1								Wait Entry 0								Curr. Thread								Wait Count				V		Next Semaphore Pointer																					
Bit	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64																				
Data	WE 8				Wait Entry 7								Wait Entry 6								Wait Entry 5								Wait Entry 4				Wait Entry 3								Wait Entry 2											
Bit	127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101	100	99	98	97	96																				
Data	Wait Entry 14								Wait Entry 13								Wait Entry 12								Wait Entry 11								Wait Entry 10								Wait Entry 9								WE 8			

Cont. to 63

FIG. 5




FIG.6




FIG. 7

Thread Exit Command




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG.20




FIG. 21







FIG. 22






FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35